International Journal of Advanced Trends in Computer Science and Engineering, Vol. 3, No.1, Pages : 06 - 12 (2014) Special Issue of ICETETS 2014 - Held on 24-25 February, 2014 in Malla Reddy Institute of Engineering and Technology, Secunderabad– 14, AP, India

Design of basic CMOS Buffer and Enhanced Low Power CMOS Buffer

K.Prasad Babu^{#1}, S.Ahmed Basha^{*2}, M.Chennaiah^{#3},

[#]E.C.E. Department, Assistant Professor, Assistant Professor, Assistant Professor, JNTU Anantapur. University India

St.John's College of Engineering & Technology, Yemmiganur, 518360, Kurnool, Andhra Pradesh, India.

¹kprasadbabuece433@gmail.com ²ahmedbasha.syed@gmail.com ³chennaiah.m@gmail.com

II. IMPLEMENTATION

Abstract: Buffers are widely employed in digital circuits where high speed signals are used. In this paper we are going to design basic CMOS Buffer, which is noisy, and an enhanced CMOS Buffer which is less noisy. We also design low power enhanced CMOS Buffer by using different foundries. Power dissipation of the enhanced CMOS Buffer's is compared and the one with low power is suggested.

Keywords: Buffer, Enhanced Buffer, CMOS, Power.

I. INTRODUCTION

Buffer: It is the device which is widely used in transmission of information along the interconnection lines to multiple receivers. It is used for incrementing the driving capability of given logic signal for huge load capacities. Buffers are used for a circuit with large fan-out to reduce the delay of entire circuit.

Buffers are useful when there is a difference between the rate at which data is received and the rate at which it can be processed. The data has to be modified before it is read or write with input and output data in sequential manner. In Oscillatory circuits CMOS buffer can be used. CMOS circuits have high gain, high input impedance, high bandwidth.

CMOS devices have a high input impedance, high gain, and high bandwidth

The basic CMOS circuit is designed as shown below it consists of 2 pmos transistors and 2 nmos transistors along with power supply V_{DD} and ground, with input as in1 and output as out1.



Below figure is with no input applied

International Journal of Advanced Trends in Computer Science and Engineering, Vol. 3, No.1, Pages : 06 - 12 (2014)

Special Issue of ICETETS 2014 - Held on 24-25 February, 2014 in Malla Reddy Institute of Engineering and Technology, Secunderabad-14, AP, India





Below figure is with input applied



The corresponding analog simulation graph is as

The corresponding circuit layout with $0.12\mu m$ technology and analog simulation is as shown below.

Layout:



Analog Simulation:

Shown below

International Journal of Advanced Trends in Computer Science and Engineering, Vol. 3, No.1, Pages : 06 - 12 (2014) Special Issue of ICETETS 2014 - Held on 24-25 February, 2014 in Malla Reddy Institute of Engineering and Technology, Secunderabad– 14, AP, India





Below figure represents Enhanced CMOS buffer with no input



Below figure represents Enhanced CMOS buffer with input

The new proposed enhanced CMOS buffer designed is as shown below we add a group of serial 2 PMOS gates, with 2 NMOS gate, and an Inverter connected from first stage output. In the second stage the two PMOS gates are connected parallel with 2 NMOS gates and 2 serial PMOS gates connected to 2 parallel NMOS gates from the output of Inverter. From here the outputs are connected to final stage and output

International Journal of Advanced Trends in Computer Science and Engineering, Vol. 3, No.1, Pages : 06 - 12 (2014)

Special Issue of ICETETS 2014 - Held on 24-25 February, 2014 in Malla Reddy Institute of Engineering and Technology, Secunderabad-14, AP, India



Corresponding graph of enhanced CMOS buffer is as shown below







The Layout with $0.25\mu m$ technology and analog simulation Of enhanced CMOS buffer is shown below

International Journal of Advanced Trends in Computer Science and Engineering, Vol. 3, No.1, Pages : 06 - 12 (2014) Special Issue of ICETETS 2014 - Held on 24-25 February, 2014 in Malla Reddy Institute of Engineering and Technology, Secunderabad–14, AP, India

The Layout with $0.12\mu m$ technology and analog simulation Of enhanced CMOS buffer is shown below



Layout and Analog simulation Of 90nm enhanced CMOS buffer is shown below







[🗿] Start 💿 mmilitabes.c... 🔁 cross buffer 🔃 Export Maron.... 🔮 cross buffer - 🔮 Doctnerkt - 😫 Doct2 🦓 Microwind2 🔯 🗳 🖉 👧 253 PM

International Journal of Advanced Trends in Computer Science and Engineering, Vol. 3, No.1, Pages : 06 - 12 (2014) Special Issue of ICETETS 2014 - Held on 24-25 February, 2014 in Malla Reddy Institute of Engineering and Technology, Secunderabad–14, AP, India

Layout and Analog simulation of Enhanced CMOS buffer with for 65nm technology





 Woltage vs. time //vitages and currents //vitage vs. voltage //requency vs.time //gre diagram /

 Cursor at time + 20%, poins out = 0.22 V

🎒 Start 💁 4 Window... • 🌀 ICETETS 20... 讨 Doch2 🖉 2 Microsoft... • 📚 Internationa... 🦉 Microsoft Of... 1 💊 Microsoft Of... 1 🧐 Microsoft Of... 1

Layout and Analog simulation of Enhanced CMOS buffer with for 45nm technology





Layout and Analog simulation of Enhanced CMOS buffer with for 32nm technology



🗿 Start 💁 4 Window... - 😒 ICETETS 20... 💱 Dsch2 🖉 2 Microsoft... - 💆 Internationa... 📓 Microsoft C f... 💊 Microsoft C f...

International Journal of Advanced Trends in Computer Science and Engineering, Vol. 3, No.1, Pages : 06 - 12 (2014) Special Issue of ICETETS 2014 - Held on 24-25 February, 2014 in Malla Reddy Institute of Engineering and Technology, Secunderabad– 14, AP, India



III. RESULTS

Sl.No	Technology	No. of Metals	Power Dissipation
1	0.25µm	6	40µw
2	0.15µm	6	25.35 μw
3	90nm	6	14.89 µw
4	65nm	6	10.079µw
5	45nm	8	2.25 μw
6	32nm	8	1.5 μw

The above result analyses prove that the enhanced CMOS buffer with 32nm technology has lowest power consumption when compared with above various technologies.

IV. FUTURE SCOPE

The novel CMOS Buffer circuits can be designed with inverting and non-inverting modes. Technology below 32nm can be used with degradation of functionality of the CMOS buffer circuit.

REFERENCES

- [1] http://www.icbase.com/pdf/add/ti/AN-101-00039en.pdf
- [2] http://en.wikipedia.org/wiki/Data_buffer
- [3] http://www.rnbs.hiroshima-
- u.ac.jp/RCNS/lecture/pdf/HJM_H20/OHP_CMOS_4(H20-5-2).pdf
- [4] http://cmosedu.com/jbaker/students/High%20Speed%20Dig ital%20CMOS%20Input%20Buffer%20Design.pdf
- [5] http://www.ece.uci.edu/~payam/High_speed_buffer_latch_I SCAS03.pdf
- [6] http://www.ijcaonline.com/volume22/number3/pxc3873526 .pdf
- [7] http://www.csus.edu/indiv/p/pangj/274/handout/Handout_Ef fects%20of%20buffer%20insertion.pdf